

### **General Description**

The MAX5886 is an advanced, 12-bit, 500Msps digitalto-analog converter (DAC) designed to meet the demanding performance requirements of signal synthesis applications found in wireless base stations and other communications applications. Operating from a single 3.3V supply, this DAC offers exceptional dynamic performance such as 76dBc spurious-free dynamic range (SFDR) at four = 30MHz. The DAC supports update rates of 500Msps and a power dissipation of only 230mW.

The MAX5886 utilizes a current-steering architecture, which supports a full-scale output current range of 2mA to 20mA, and allows a differential output voltage swing between 0.1V<sub>P-P</sub> and 1V<sub>P-P</sub>.

The MAX5886 features an integrated 1.2V bandgap reference and control amplifier to ensure high accuracy and low noise performance. Additionally, a separate reference input pin enables the user to apply an external reference source for optimum flexibility and to improve gain accuracy.

The digital and clock inputs of the MAX5886 are designed for differential low-voltage differential signal (LVDS)-compatible voltage levels. The MAX5886 is available in a 68-pin QFN package with an exposed paddle (EP) and is specified for the extended industrial temperature range (-40°C to +85°C).

Refer to the MAX5887 and MAX5888 data sheets for pin-compatible 14- and 16-bit versions of the MAX5886.

## **Applications**

Base Stations: Single/Multicarrier UMTS,

CDMA, GSM

Communications: LMDS, MMDS, Point-to-Point

Microwave

Digital Signal Synthesis

Automated Test Equipment (ATE)

Instrumentation

#### **Features**


- **♦** 500Msps Output Update Rate
- **♦** Single 3.3V Supply Operation
- ♦ Excellent SFDR and IMD Performance SFDR = 76dBc at four = 30MHz (to Nyquist) IMD = -85dBc at four = 10MHz ACLR = 70dB at four = 61MHz
- ♦ 2mA to 20mA Full-Scale Output Current
- ♦ Differential, LVDS-Compatible Digital and Clock
- ♦ On-Chip 1.2V Bandgap Reference
- **♦ Low 130mW Power Dissipation**
- ♦ 68-Pin QFN-EP Package

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX5886EGK	-40°C to +85°C	68 QFN-EP*

<sup>\*</sup>EP = Exposed paddle.

### Pin Configuration



### **ABSOLUTE MAXIMUM RATINGS**

AVDD, DVDD, VCLK to AGND	0.3V to +3.9V
AVDD, DVDD, VCLK to DGND	0.3V to +3.9V
AVDD, DVDD, VCLK to CLKGND	0.3V to +3.9V
AGND, CLKGND to DGND	0.3V to +0.3V
DACREF, REFIO, FSADJ to AGND	0.3V to AV <sub>DD</sub> + 0.3V
IOUTP, IOUTN to AGND	1V to AV <sub>DD</sub> + 0.3V
CLKP, CLKN to CLKGND	0.3V to VCLK + 0.3V
B0P/B0N-B11P/B11N, SEL0,	
PD to DGND	0.3V to DVpp + 0.3V

Continuous Power Dissipation ( $T_A = +70^{\circ}$ C	C)
68-Pin QFN-EP (derate 41.7mW/°C above	e +70°C)3333mW
Thermal Resistance (θJA)	+24°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(AV_{DD} = DV_{DD} = VCLK = 3.3V, AGND = DGND = CLKGND = 0, external reference, V_{REFIO} = 1.25V, differential transformer-coupled analog output, <math>50\Omega$  double terminated (Figure 7),  $I_{OUT} = 20mA$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $\ge +25^{\circ}C$  guaranteed by production test,  $< +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	С	ONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE							
Resolution					12		Bits
Integral Nonlinearity	INL	Measured differe	ntially		±0.2		LSB
Differential Nonlinearity	DNL	Measured differe	ntially		±0.15		LSB
Offset Error	OS			-0.025	±0.01	+0.025	%FS
Offset Drift					±50		ppm/°C
Full-Scale Gain Error	GE <sub>FS</sub>	External referenc	e, T <sub>A</sub> ≥ +25°C	-3.5		+1.5	%FS
Coin Drift		Internal reference	9		±100		10 C
Gain Drift		External reference			±50		ppm/°C
Full-Scale Output Current	lout	(Note 1)		2		20	mA
Min Output Voltage		Single ended			-0.5		V
Max Output Voltage		Single ended			1.1		V
Output Resistance	Rout				1		МΩ
Output Capacitance	Cout				5		рF
DYNAMIC PERFORMANCE							
Output Update Rate	fCLK			1		500	Msps
Naise Constral Density		f <sub>CLK</sub> = 100MHz	fout = 16MHz, -12dB FS		-151		dB FS/
Noise Spectral Density		f <sub>CLK</sub> = 200MHz	f <sub>OUT</sub> = 80MHz, -12dB FS		-154		Hz
0			f <sub>OUT</sub> = 1MHz, 0dB FS		88		
Spurious-Free Dynamic Range to	SFDR	f <sub>CLK</sub> = 100MHz	f <sub>OUT</sub> = 1MHz, -6dB FS		86		dBc
Nyquist			f <sub>OUT</sub> = 1MHz, -12dB FS		80		

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = VCLK = 3.3V, AGND = DGND = CLKGND = 0, external reference, V_{REFIO} = 1.25V, differential transformer-coupled analog output, <math>50\Omega$  double terminated (Figure 7),  $I_{OUT} = 20mA$ ,  $I_{A} = I_{MIN}$  to  $I_{MAX}$ , unless otherwise noted.  $\ge +25^{\circ}C$  guaranteed by production test,  $< +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $I_{A} = +25^{\circ}C$ .)

PARAMETER	SYMBOL	С	ONDITIONS	MIN	TYP	MAX	UNITS
		for k = 100MHz	f <sub>OUT</sub> = 10MHz, -12dB FS		81		
		f <sub>CLK</sub> = 100MHz	f <sub>OUT</sub> = 30MHz, -12dB FS		76		
			f <sub>OUT</sub> = 10MHz, -12dB FS		71		
		f <sub>CLK</sub> = 200MHz	$f_{OUT} = 16MHz$ , -12dB FS, $T_A \ge +25^{\circ}C$	69	76		
Spurious-Free Dynamic Range to	SFDR	OLIK TOUR	f <sub>OUT</sub> = 50MHz, -12dB FS		72		dBc
Nyquist			fout = 80MHz, -12dB FS		64		1
			fout = 10MHz, -12dB FS		66		İ
			f <sub>OUT</sub> = 30MHz, -12dB FS		63		1
		f <sub>CLK</sub> = 500MHz	f <sub>OUT</sub> = 50MHz, -12dB FS		65		1
			f <sub>OUT</sub> = 80MHz, -12dB FS		58		1
O Tarra IMD	TTIME	f <sub>CLK</sub> = 200MHz	f <sub>OUT1</sub> = 9MHz, -6dB FS, f <sub>OUT2</sub> = 10MHz, -6dB FS		-85		-ID-
2-Tone IMD	TTIMD	f <sub>CLK</sub> = 200MHz	$f_{OUT1} = 79MHz$ , -6dB FS, $f_{OUT2} = 80MHz$ , -6dB FS		-61		dBc
4-Tone IMD, 1MHz Frequency Spacing, GSM Model	FTIMD	f <sub>CLK</sub> = 300MHz	f <sub>OUT</sub> = 32MHz, -12dB FS		-78		dBc
Adjacent Channel Leakage Power Ratio, 4.1MHz Bandwidth, WCDMA Model	ACLR	f <sub>CLK</sub> = 184.32MHz	f <sub>OUT</sub> = 61.44MHz		70		dB
Output Bandwidth	BW <sub>-1dB</sub>	(Note 2)			450		MHz
REFERENCE							
Internal Reference Voltage Range	V <sub>REFIO</sub>			1.12	1.22	1.32	V
Reference Voltage Drift	TCOREF				±50		ppm/°C
Reference Input Compliance Range	VREFIOCR			0.1		1.25	V
Reference Input Resistance	R <sub>REFIO</sub>				10		kΩ
ANALOG OUTPUT TIMING							
Output Fall Time	tFALL	90% to 10% (Not	e 3)		375		ps
Output Rise Time	trise	10% to 90% (Note 3)			375		ps
Output Voltage Settling Time	tSETTLE	Output settles to 0.025% FS (Note 3)			11		ns
Output Propagation Delay	t <sub>PD</sub>	(Note 3)			1.8		ns
Glitch Energy					1		pV-s
Output Noise NouT		I <sub>OUT</sub> = 2mA			30		m Λ /:/[]
		I <sub>OUT</sub> = 20mA			30		pA/√Hz
TIMING CHARACTERISTICS							
Data to Clock Setup Time	tsetup	Referenced to ris	ing edge of clock (Note 4)	-0.8			ns
Data to Clock Hold Time	tHOLD	Referenced to rising edge of clock (Note 4)					ns

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = VCLK = 3.3V, AGND = DGND = CLKGND = 0, external reference, V_{REFIO} = 1.25V, differential transformer-coupled analog output, <math>50\Omega$  double terminated (Figure 7),  $I_{OUT} = 20mA$ ,  $I_{A} = I_{MIN}$  to  $I_{MAX}$ , unless otherwise noted.  $\ge +25^{\circ}C$  guaranteed by production test,  $< +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $I_{A} = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Latency				3.5		Clock
,						cycles
Minimum Clock Pulse Width High	tCH	CLKP, CLKN		0.9		ns
Minimum Clock Pulse Width Low	t <sub>CL</sub>	CLKP, CLKN		0.9		ns
LVDS LOGIC INPUTS (B0N-B11)	1	') 	<u> </u>			1
Differential Input Logic High	V <sub>IH</sub>		100			mV
Differential Input Logic Low	VIL				-100	mV
Common-Mode Voltage Range	Vсом		1.125		1.375	V
Differential Input Resistance	RIN		85	100	125	Ω
Input Capacitance	CIN			5		рF
CMOS LOGIC INPUTS (PD, SEL0	)					
Input Logic High	VIH		0.7 x DV <sub>DD</sub>			V
Input Logic Low	VIL				0.3 x DV <sub>DD</sub>	V
Input Leakage Current	lıN		-15		+15	μΑ
Input Capacitance	CIN			5		рF
CLOCK INPUTS (CLKP, CLKN)			<u>'</u>			
5	.,	Sine wave		≥1.5		.,
Differential Input Voltage Swing	VCLK	Square wave	İ	≥0.5		V <sub>P-P</sub>
Differential Input Slew Rate	SRCLK	(Note 5)		>100		V/µs
Common-Mode Voltage Range	Vсом			1.5 ±20%		V
Input Resistance	RCLK			5		kΩ
Input Capacitance	CCLK			5		рF
POWER SUPPLIES			<u>'</u>			
Analog Supply Voltage Range	AV <sub>DD</sub>		3.135	3.3	3.465	V
Digital Supply Voltage Range	DV <sub>DD</sub>		3.135	3.3	3.465	V
Clock Supply Voltage Range	VCLK		3.135	3.3	3.465	V
	02.1	f <sub>CLK</sub> = 100Msps, f <sub>OUT</sub> = 1MHz		27		mA
Analog Supply Current	IAVDD	Power-down		0.3		
5: :: 10		f <sub>CLK</sub> = 100Msps, f <sub>OUT</sub> = 1MHz		6.4		mA
Digital Supply Current	IDVDD	Power-down		10		μΑ
Clock Cupply Current	la se	f <sub>CLK</sub> = 100Msps, f <sub>OUT</sub> = 1MHz		5.6		mA
Clock Supply Current	IVCLK	Power-down		10		μΑ

M/IXI/N

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = VCLK = 3.3V, AGND = DGND = CLKGND = 0$ , external reference,  $V_{REFIO} = 1.25V$ , differential transformer-coupled analog output,  $50\Omega$  double terminated (Figure 7),  $I_{OUT} = 20$ mA,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. ≥+25°C guaranteed by production test, <+25°C guaranteed by design and characterization. Typical values are at  $T_{A} = +25$ °C.)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS
Dower Dissipation	Douge	f <sub>CLK</sub> = 100Msps, f <sub>OUT</sub> = 1MHz		130	٠	mW
Power Dissipation PDISS		Power-down		1		IIIVV
Power-Supply Rejection Ratio	PSRR	$AV_{DD} = VCLK = DV_{DD} = 3.3V \pm 5\%$ (Note 6)	-1		+1	% FS/V

Note 1: Nominal full-scale current I<sub>OUT</sub> = 32 × I<sub>REF</sub>.

Note 2: This parameter does not include update-rate depending effects of sin(x)/x filtering inherent in the MAX5886.

**Note 3:** Parameter measured single ended into a  $50\Omega$  termination resistor.


Note 4: Parameter guaranteed by design.


Note 5: A differential clock input slew rate of >100V/µs is required to achieve the specified dynamic performance.


Note 6: Parameter defined as the change in midscale output caused by a ±5% variation in the nominal supply voltage.


### **Typical Operating Characteristics**


(AVpp = DVpp = VCLK = 3.3V, external reference, V<sub>RFFIO</sub> = 1.25V, R<sub>L</sub> = 50Ω, I<sub>OUT</sub> = 20mA, T<sub>A</sub> = +25°C, unless otherwise noted.)















### Typical Operating Characteristics (continued)

(AV<sub>DD</sub> = DV<sub>DD</sub> = VCLK = 3.3V, external reference, V<sub>REFIO</sub> = 1.25V, R<sub>L</sub> = 50Ω, I<sub>OUT</sub> = 20mA, T<sub>A</sub> = +25°C, unless otherwise noted.)



280

240


200


160

120


80

POWER DISSIPATION (mW)







#### **DIFFERENTIAL NONLINEARTIY** vs. DIGITAL INPUT CODE








**POWER DISSIPATION vs. SUPPLY VOLTAGE** (fclk = 100MHz, four = 10MHz, IFS = 20mA)





## Pin Description

PIN	NAME	FUNCTION				
1–8, 23, 34, 35–38	N.C.	Not connected. Do not connect to these pins. Do not tie these pins together.				
9, 41, 60, 62	DGND	Digital Ground				
10, 40, 61	$DV_DD$	Digital Supply Voltage. Accepts a supply voltage range of 3.135V to 3.465V. Bypass each pin with a 0.1µF capacitor to the nearest DGND.				
11, 16	VCLK	Clock Supply Voltage. Accepts a supply voltage range of 3.135V to 3.465V. Bypass each pin with a 0.1µF capacitor to the nearest CLKGND.				
12, 15	CLKGND	Clock Ground				
13	CLKP	Converter Clock Input. Positive input terminal for LVDS-compatible differential converter clock.				
14	CLKN	Complementary Converter Clock Input. Negative input terminal for the LVDS-compatible differential converter clock.				
17	PD	Power-Down Input. PD pulled high enables the DAC's power-down mode. PD pulled low allows for normal operation of the DAC. This pin features an internal pulldown resistor.				
18, 24, 29, 30, 32	AV <sub>DD</sub>	Analog Supply Voltage. Accepts a supply voltage range of 3.135V to 3.465V. Bypass each pin with a 0.1µF capacitor to the nearest AGND.				
19, 25, 28, 31, 33, EP	AGND	Analog Ground. Exposed paddle (EP) must be connected to AGND.				
20 REFIO		Reference I/O. Output of the internal 1.2V precision bandgap reference. Bypass with a 1µF capacitor to AGND. Can be driven with an external reference source.				
21	FSADJ	Full-Scale Adjust Input. This input sets the full-scale output current of the DAC. For 20mA full-scale output current, connect a $2k\Omega$ resistor between FSADJ and DACREF.				
22	DACREF	Return Path for the Current Set Resistor. For 20mA full-scale output current, connect a $2k\Omega$ resistor between FSADJ and DACREF.				
26	IOUTN	Complementary DAC Output. Negative terminal for differential current output. The full-scale output current range can be set from 2mA to 20mA.				
27	IOUTP	DAC Output. Positive terminal for differential current output. The full-scale output current range can be set from 2mA to 20mA.				
39	SEL0	Mode Select Input SEL0. Set high to activate the segment shuffling function. Since this pin features an internal pulldown resistor, it can be left open or pulled low to disable the segment-shuffling function. See Segment Shuffling in the Detailed Description section for more information.				
42	B11P	Data Bit 11 (MSB)				
43	B11N	Complementary Data Bit 11 (MSB)				
44	B10P	Data Bit 10				
45	B10N	Complementary Data Bit 10				
46	B9P	Data Bit 9				

### Pin Description (continued)

PIN	NAME	FUNCTION
47	B9N	Complementary Data Bit 9
48	B8P	Data Bit 8
49	B8N	Complementary Data Bit 8
50	B7P	Data Bit 7
51	B7N	Complementary Data Bit 7
52	B6P	Data Bit 6
53	B6N	Complementary Data Bit 6
54	B5P	Data Bit 5
55	B5N	Complementary Data Bit 5
56	B4P	Data Bit 4
57	B4N	Complementary Data Bit 4
58	B3P	Data Bit 3
59	B3N	Complementary Data Bit 3
63	B2P	Data Bit 2
64	B2N	Complementary Data Bit 2
65	B1P	Data Bit 1
66	B1N	Complementary Data Bit 1
67	B0P	Data Bit 0
68	BON	Complementary Data Bit 0

### Detailed Description

#### **Architecture**

The MAX5886 is a high-performance, 12-bit, current-steering DAC (Figure 1) capable of operating with clock speeds up to 500MHz. The converter consists of separate input and DAC registers, followed by a current-steering circuit. This circuit is capable of generating differential full-scale currents in the range of 2mA to 20mA. An internal current-switching network in combination with external  $50\Omega$  termination resistors convert the differential output currents into a differential output voltage with a peak-to-peak output voltage range of 0.1V to 1V. An integrated 1.2V bandgap reference, control amplifier, and user-selectable external resistor determine the data converter's full-scale output range.

#### **Reference Architecture and Operation**

The MAX5886 supports operation with the on-chip 1.2V bandgap reference or an external reference voltage source. REFIO serves as the input for an external, low-impedance reference source, and as the output if the DAC is operating with the internal reference. For stable operation with the internal reference, REFIO should be decoupled to AGND with a 0.1µF capacitor. Due to its

limited output drive capability REFIO must be buffered with an external amplifier, if heavier loading is required.

The MAX5886's reference circuit (Figure 2) employs a control amplifier, designed to regulate the full-scale current I<sub>OUT</sub> for the differential current outputs of the DAC. Configured as a voltage-to-current amplifier, the output current can be calculated as follows:

 $IOUT = 32 \times IREFIO - 1 LSB$  $IOUT = 32 \times IREFIO - (IOUT / 2^{12})$ 

where IREFIO is the reference output current (IREFIO = VREFIO/RSET) and IOUT is the full-scale output current of the DAC. Located between FSADJ and DACREF, RSET is the reference resistor, which determines the amplifier's output current for the DAC. See Table 1 for a matrix of different IOUT and RSET selections.

#### **Analog Outputs (IOUTP, IOUTN)**

The MAX5886 outputs two complementary currents (IOUTP, IOUTN) that can be operated in a single-ended or differential configuration. A load resistor can convert these two output currents into complementary single-




Figure 1. Simplified MAX5886 Block Diagram

Table 1. IOUT and RSET Selection Matrix Based on a Typical 1.200V Reference Voltage

FULL-SCALE CURRENT	E CURRENT REFERENCE CURRENT R <sub>SET</sub> (kΩ)		OUTPUT VOLTAGE		
I <sub>OUT</sub> (mA)	I <sub>REF</sub> (μA)	CALCULATED	1% EIA STD	V <sub>IOUTP/N</sub> * (mV <sub>P-P</sub> )	
2	62.5	19.2	19.1	100	
5	156.25	7.68	7.5	250	
10	312.5	3.84	3.83	500	
15	468.75	2.56	2.55	750	
20	625	1.92	1.91	1000	

<sup>\*</sup>Terminated into a  $50\Omega$  load.

ended output voltages. The differential voltage existing between IOUTP and IOUTN can also be converted to a single-ended voltage using a transformer or a differential amplifier configuration. If no transformer is used, the output should have a  $50\Omega$  termination to the analog ground and a  $50\Omega$  resistor between the outputs.

Although not recommended because of additional noise pickup from the ground plane, for single-ended operation IOUTP should be selected as the output, with IOUTN connected to AGND. Note that a single-ended output configuration has a higher 2nd-order harmonic distortion at high output frequencies than a differential output configuration.




Figure 2. Reference Architecture, Internal Reference Configuration

Figure 3 displays a simplified diagram of the MAX5886's internal output structure.

#### Clock Inputs (CLKP, CLKN)

The MAX5886 features a flexible differential clock input (CLKP, CLKN) operating from separate supplies (VCLK, CLKGND) to achieve the lowest possible jitter performance. The two clock inputs can be driven from a single-ended or a differential clock source. For single-ended operation, CLKP should be driven by a logic source, while CLKN should be bypassed to AGND with a  $0.1\mu F$  capacitor.

The CLKP and CLKN pins are internally biased to 1.5V. This allows the user to AC-couple clock sources directly to the device without external resistors to define the DC level. The input resistance of CLKP and CLKN is  $>5k\Omega$ .

See Figure 4 for a convenient and quick way to apply a differential signal created from a single-ended source (e.g., HP 8662A signal generator) and a wideband transformer. These inputs can also be driven from an LVDS-compatible clock source; however, it is recommended to use sinewave or AC-coupled ECL drive for best performance.

### **Data Timing Relationship**

Figure 5 shows the timing relationship between differential, digital LVDS data, clock, and output signals. The MAX5886 features a 1.8ns hold, a -0.8ns setup, and a 1.8ns propagation delay time. There is a 3.5 clock-




Figure 3. Simplified Analog Output Structure




Figure 4. Differential Clock Signal Generation

cycle latency between CLKP/CLKN transitioning high/low and IOUTP/IOUTN.

## LVDS-Compatible Digital Inputs (B0P-B11P, B0N-B11N)

The MAX5886 features LVDS receivers on the bus input interface. These LVDS inputs (B0P/N through B11P/N) allow for a low-differential voltage swing with low constant power consumption across a large range of frequencies. Their differential characteristic supports the transmission of high-speed data patterns without the negative effects of electromagnetic interference (EMI). All MAX5886 LVDS inputs feature on-chip termination with differential  $100\Omega$  resistors. See Figure 6 for a simplified block diagram of the LVDS inputs.




Figure 5. Detailed Timing Relationship

A common-mode level of 1.25V and an 800mV differential input swing can be applied to these inputs.

### Segment Shuffling (SEL0)

Segment shuffling can improve the SFDR of the MAX5886. The improvement is most pronounced at higher output frequencies and amplitudes. Note that an improvement in SFDR can only be achieved at the cost of a slight increase in the DAC's noise floor.

Pin SEL0 controls the segment-shuffling function. If SEL0 is pulled low, the segment-shuffling function of the DAC is disabled. SEL0 can also be left open, because an internal pulldown resistor helps to deactivate the segment-shuffling feature. To activate the MAX5886 segment-shuffling function, SEL0 must be pulled high.

#### Power-Down Operation (PD)

The MAX5886 also features an active-high power-down mode, which allows the user to cut the DAC's current consumption. A single pin (PD) is used to control the power-down mode (PD = 1) or reactivate the DAC (PD = 0) after power-down. Enabling the power-down mode of the MAX5886 allows the overall power consumption to be reduced to less than 1mW. The MAX5886 requires 10ms to wake up from power-down and enter a fully operational state.




Figure 6. Simplified LVDS-Compatible Input Structure

## Applications Information

## Differential Coupling Using a Wideband RF Transformer

The differential voltage existing between IOUTP and IOUTN can also be converted to a single-ended voltage using a transformer (Figure 7) or a differential amplifier configuration. Using a differential transformercoupled output, in which the output power is limited to OdBm, can optimize the dynamic performance. However, make sure to pay close attention to the transformer core saturation characteristics when selecting a transformer for the MAX5886. Transformer core saturation can introduce strong 2nd-harmonic distortion. especially at low output frequencies and high signal amplitudes. It is also recommended to center tap the transformer to ground. If no transformer is used, each DAC output should be terminated to ground with a  $50\Omega$ resistor. Additionally, a  $100\Omega$  resistor should be placed between the outputs (Figure 8).




Figure 7. Differential to Single-Ended Conversion Using a Wideband RF Transformer




Figure 8. MAX5886 Differential Output Configuration

If a single-ended unipolar output is desirable, IOUTP should be selected as the output, with IOUTN grounded. However, driving the MAX5886 single ended is not recommended since additional noise is added (from the ground plane) in such configurations.

The distortion performance of the DAC depends on the load impedance. The MAX5886 is optimized for a  $50\Omega$  double termination. It can be used with a transformer output as shown in Figure 7 or just one  $50\Omega$  resistor from each output to ground and one  $50\Omega$  resistor between the outputs. This produces a full-scale output power of up to 0dBm depending on the output current setting. Higher termination impedance can be used at the cost of degraded distortion performance and increased output noise voltage.

### Adjacent Channel Leakage Power Ratio (ACLR) Testing for CDMA- and W-CDMA-Based Base Station Transceiver Systems (BTS)

The transmitter sections of BTS applications serving CDMA and W-CDMA architectures must generate carriers with minimal coupling of carrier energy into the adjacent channels. Similar to the GSM/EDGE model (see the *Multitone Testing for GSM/EDGE Applications* section), a transmit mask (Tx mask) exists for this application. The spread-spectrum modulation function applied to the carrier frequency generates a spectral response, which is uniform over a given bandwidth (up to 4MHz) for a W-CDMA-modulated carrier.

A dominant specification is ACLR, a parameter which reflects the ratio of the power in the desired carrier band to the power in an adjacent carrier band. The specification covers the first two adjacent bands, and is measured on both sides of the desired carrier.

According to the transmit mask for CDMA and W-CDMA architectures, the power ratio of the integrated carrier channel energy to the integrated adjacent channel energy must be >45dB for the first adjacent carrier slot (ACLR 1) and >50dB for the second adjacent carrier slot (ACLR 2). This specification applies to the output of the entire transmitter signal chain. The requirement for only the DAC block of the transmitter must be tighter, with a typical margin of >15dB, requiring the DAC's ACLR 1 to be better than 60dB. Adjacent channel leakage is caused by a single spread-spectrum carrier, which generates intermodulation (IM) products

between the frequency components located within the carrier band. The energy at one end of the carrier band generates IM products with the energy from the opposite end of the carrier band. For single-carrier W-CDMA modulation, these IMD products are spread 3.84MHz over the adjacent sideband. Four contiguous W-CDMA carriers spread their IM products over a bandwidth of 20MHz on either side of the 20MHz total carrier bandwidth. In this four-carrier scenario, only the energy in the first adjacent 3.84MHz side band is considered for ACLR 1. To measure ACLR, drive the converter with a W-CDMA pattern. Make sure that the signal is backed off by the peak-to-average ratio, such that the DAC is not clipping the signal. ACLR can then be measured with the ACLR measurement function built into your spectrum analyzer.

Figure 9 shows the ACLR performance for a single W-CDMA carrier (f<sub>CLK</sub> = 184.32MHz, f<sub>OUT</sub> = 61.44MHz) applied to the MAX5886 (including measurement system limitations\*).

Figure 10 illustrates the ACLR test results for the MAX5886 with a four-carrier W-CDMA signal at an output frequency of 63.98MHz and sampling frequency of 184.32MHz. Considerable care must be taken to ensure accurate measurement of this parameter.

### Multitone Testing for GSM/EDGE Applications

The transmitter sections of multicarrier base station transceiver systems for GSM/EDGE usually present

communication DAC manufacturers with the difficult task of providing devices with higher resolution, while simultaneously reducing noise and spurious emissions over a desired bandwidth.

To specify noise and spurious emissions from base stations, a GSM/EDGE Tx mask is used to identify the DAC requirements for these parameters. This mask shows that the allowable levels for noise and spurious emissions are dependent on the offset frequency from the transmitted carrier frequency. The GSM/EDGE mask and its specifications are based on a single active carrier with any other carriers in the transmitter being disabled. Specifications displayed in Figure 11 support per-carrier output power levels of 20W or greater. Lower output power levels yield less-stringent emission requirements. For GSM/EDGE applications, the DAC demands spurious emission levels of less than -80dBc for offset frequencies ≥6MHz. Spurious products from the DAC can combine with both random noise and spurious products from other circuit elements. The spurious products from the DAC should therefore be backed off by 6dB or more to allow for these other sources and still avoid signal clipping.

The number of carriers and their signal levels with respect to the full scale of the DAC are important as well. Unlike a full-scale sine wave, the inherent nature of a multitone signal contains higher peak-to-RMS ratios, raising the prospect for potential clipping, if the signal level is not backed off appropriately. If a transmitter operates with four/eight in-band carriers, each




Figure 9. ACLR for W-CDMA Modulation, Single Carrier




Figure 10. ACLR for W-CDMA Modulation, Four Carriers

<sup>\*</sup>Note that due to their own IM effects and noise limitations, spectrum analyzers introduce ACLR errors, which can falsify the measurement. For a single-carrier ACLR measurement greater than 70dB, these measurement limitations are significant, becoming even more restricting for multicarrier measurement. Before attempting an ACLR measurement, it is recommended consulting application notes provided by major spectrum analyzer manufacturers that provide useful tips on how to use their instruments for such tests.

individual carrier must be operated at less than -12dB FS/-18dB FS to avoid waveform clipping.

The noise density requirements (Table 2) for a GSM/EDGE-based system can again be derived from the system's Tx mask. With a worst-case noise level of -80dBc at frequency offsets of ≥6MHz and a measurement bandwidth of 100kHz, the minimum noise density per hertz is calculated as follows:

 $SNR_{MIN} = -80dBc - 10 \times log_{10}(100 \times 10^{3}Hz)$  $SNR_{MIN} = -130dBc/Hz$ 

Since random DAC noise adds to both the spurious tones and to random noise from other circuit elements, it is recommended reducing the specification limits by about 10dB to allow for these additional noise contributions while maintaining compliance with the Tx mask values.

Other key factors in selecting the appropriate DAC for the Tx path of a multicarrier GSM/EDGE system is the converter's ability to offer superior IMD and MTPR performance. Multiple carriers in a designated band generate unwanted intermodulation distortion between the individual carrier frequencies. A multitone test vector usually consists of several equally spaced carriers, usually four, with identical amplitudes. Each of these carriers is representative of a channel within the defined bandwidth of interest. To verify MTPR, one or more tones are removed such that the intermodulation distortion performance of the DAC can be evaluated. Nonlinearities associated with the DAC create spurious tones, some of which may fall back into the area of the removed tone, limiting a channel's carrier-to-noise ratio. Other spurious components falling outside the band of interest can also be important, depending on the system's spectral mask and filtering requirements. Going back to

**Table 2. GSM/EDGE Noise Requirements for Multicarrier Systems** 

NUMBER OF CARRIERS	CARRIER POWER LEVEL (dB FS)	DAC NOISE DENSITY REQUIREMENT (dB FS/Hz)
2	-6	-146
4	-12	-152

the GSM/EDGE Tx mask, the IMD specification for adjacent carriers varies somewhat among the different GSM standards. For the PCS1800 and GSM850 standards, the DAC must meet an average IMD of -70dBc.

Table 3 summarizes the dynamic performance requirements for the entire Tx signal chain in a four-carrier GSM/EDGE-based system and compares the previously established converter requirements with a new-generation high dynamic performance DAC.

The four-tone MTPR plot in Figure 12 demonstrates the MAX5886's excellent dynamic performance. The center frequency (fcenter = 32MHz) has been removed to allow detection and analysis of intermodulation or spurious components falling back into this empty spot from adjacent channels. The four carriers are observed over a 12MHz bandwidth and are equally spaced at 1MHz. Each individual output amplitude is backed off to -12dB FS. Under these conditions, the DAC yields an MTPR performance of -78dBc.

## Grounding, Bypassing, and Power-Supply Considerations

Grounding and power-supply decoupling can strongly influence the performance of the MAX5886. Unwanted digital crosstalk may couple through the input, reference, power supply, and ground connections, affecting dynamic performance. Proper grounding and power-

Table 3. Summary of Important AC Performance Parameters for Multicarrier GSM/EDGE Systems

SPECIFICATION	SYSTEM TRANSMITTER OUTPUT LEVELS	DAC REQUIREMENTS WITH MARGINS	MAX5886 SPECIFICATIONS
SFDR	80dBc	86dBc	90dBc*
Noise Spectral Density	-130dBc/Hz	-152dB FS/Hz	-154dB FS/Hz
IMD	-70dBc	-75dBc	-85dBc
Carrier Amplitude	N/S	-12dB FS	-12dB FS

<sup>\*</sup>Measured within a 15MHz window.




Figure 11. GSM/EDGE Tx Mask Requirements

supply decoupling guidelines for high-speed, high-frequency applications should be closely followed. This reduces EMI and internal crosstalk that can significantly affect the dynamic performance of the MAX5886.

Use of a multilayer printed circuit (PC) board with separate ground and power-supply planes is recommended. High-speed signals should run on lines directly above the ground plane. Since the MAX5886 has separate analog and digital ground buses (AGND, CLKGND, and DGND, respectively), the PC board should also have separate analog and digital ground sections with only one point connecting the two planes. Digital signals should be run above the digital ground plane and analog/clock signals above the analog/clock ground plane. Digital signals should be kept as far away from sensitive analog inputs, reference input sense lines, common-mode input, and clock inputs as practical. A symmetric design of clock input and analog output lines is recommended to minimize 2nd-order harmonic distortion components and optimize the DAC's dynamic performance. Digital signal paths should be kept short and run lengths matched to avoid propagation delay and data skew mismatches.




Figure 12. 4-Tone MTPR Test Results

The MAX5886 supports three separate power-supply inputs for analog (AVDD), digital (DVDD), and clock (VCLK) circuitry. Each AVDD, DVDD, and VCLK input should at least be decoupled with a separate 0.1µF capacitor as close to the pin as possible and their opposite ends with the shortest possible connection to the corresponding ground plane (Figure 13). Try to minimize the analog and digital load capacitances for optimized operation. All three power-supply voltages should also be decoupled at the point they enter the PC board with tantalum or electrolytic capacitors. Ferrite beads with additional decoupling capacitors forming a pi network could also improve performance.

The analog and digital power-supply inputs AVDD, VCLK, and DVDD of the MAX5886 allow a supply voltage range of  $3.3V \pm 5\%$ .

The MAX5886 is packaged in a 68-pin QFN-EP (package code: G6800-4), providing greater design flexibility, increased thermal efficiency\*\*, and optimized AC performance of the DAC. The exposed pad (EP) enables the user to implement grounding techniques, which are necessary to ensure highest performance operation. **The EP must be soldered down to AGND.** 

<sup>\*\*</sup>Thermal efficiency is not the key factor, since the MAX5886 features low-power operation. The exposed pad is the key element to ensure a solid ground connection between the DAC and the PC board's analog ground layer.

In this package, the data converter die is attached to an EP lead frame with the back of this frame exposed at the package bottom surface, facing the PC board side of the package. This allows a solid attachment of the package to the PC board with standard infrared (IR) flow soldering techniques. A specially created land pattern on the PC board, matching the size of the EP (6mm  $\times$  6mm), ensures the proper attachment and grounding of the DAC. Designing vias\*\*\* into the land area and implementing large ground planes in the PC board design allow for highest performance operation of the DAC. An array of at least 4  $\times$  4 vias ( $\le$ 0.3mm diameter per via hole and 1.2mm pitch between via holes) is recommended for this 68-pin QFN-EP package.

## Static Performance Parameter Definitions Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from either a best straight line fit (closest approximation to the actual transfer curve) or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. For a DAC, the deviations are measured at every individual step.

#### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step height and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.

#### Offset Error

The offset error is the difference between the ideal and the actual offset current. For a DAC, the offset point is the average value at the output for the two midscale digital input codes with respect to the full scale of the DAC. This error affects all codes by the same amount.

#### Gain Error

A gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

#### Settling Time

The settling time is the amount of time required from the start of a transition until the DAC output settles its new output value to within the converter's specified accuracy.

<sup>\*\*\*</sup>Vias connect the land pattern to internal or external copper planes. It is important to connect as many vias as possible to the analog ground plane to minimize inductance.




Figure 13. Recommended Power-Supply Decoupling and Bypassing Circuitry

#### Glitch Energy

A glitch is generated when a DAC switches between two codes. The largest glitch is usually generated around the midscale transition, when the input pattern transitions from 011...111 to 100...000. The glitch energy is found by integrating the voltage of the glitch at the midscale transition over time. The glitch energy is usually specified in pV-s.

## Dynamic Performance Parameter Definitions

#### Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog output (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum can be derived from the DAC's resolution (N bits):

 $SNR_{dB} = 6.02_{dB} \times N + 1.76_{dB}$ 

However, noise sources such as thermal noise, reference noise, clock jitter, etc., affect the ideal reading; therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first four harmonics, and the DC offset.

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of RMS amplitude of the carrier frequency (maximum signal components) to the RMS value of their next-largest distortion component. SFDR is usually measured in dBc and with respect to the car-

rier frequency amplitude or in dB FS with respect to the DAC's full-scale range. Depending on its test condition, SFDR is observed within a predefined window or to Nyquist.

## Two-/Four-Tone Intermodulation Distortion (IMD)

The two-tone IMD is the ratio expressed in dBc (or dB FS) of either input tone to the worst 3rd-order (or higher) IMD products. Note that 2nd-order IMD products usually fall at frequencies that can be easily removed by digital filtering; therefore, they are not as critical as 3rd-order IMDs. The two-tone IMD performance of the MAX5886 was tested with the two individual input tone levels set to at least -6dB FS and the four-tone performance was tested according to the GSM model at an output frequency of 32MHz and amplitude of -12dB FS.

#### Adjacent Channel Leakage Power Ratio (ACLR)

Commonly used in combination with W-CDMA, ACLR reflects the leakage power ratio in dB between the measured power within a channel relative to its adjacent channel. ACLR provides a quantifiable method of determining out-of-band spectral energy and its influence on an adjacent channel when a bandwidth-limited RF signal passes through a nonlinear device.


### Chip Information


TRANSISTOR COUNT: 10,629

PROCESS: CMOS

### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)





MAX5886 Package Code: G6800-4

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600