

Data Sheet

3.3 V, 3.2 Gbps, Limiting Amplifier

ADN2891

FEATURES

Input sensitivity: 4 mV p-p 80 ps rise/fall times CML outputs: 700 mV p-p differential Programmable LOS detector: 3.5 mV to 35 mV Rx signal strength indicator (RSSI) SFF-8472-compliant average power measurement Single-supply operation: 3.3 V Low power dissipation: 145 mW Available in space-saving 3 mm × 3 mm, 16-lead LFCSP Extended temperature range: -40°C to +95°C SFP reference design available

APPLICATIONS

SFP/SFF/GBIC optical transceivers OC-3/OC-12/OC-48, GbE, Fibre Channel (FC) receivers 10GBASE-LX4 transceivers WDM transponders

GENERAL DESCRIPTION

The ADN2891 is a 3.2 Gbps limiting amplifier with integrated loss-of-signal (LOS) detection circuitry and a received signal strength indicator (RSSI). This part is optimized for SONET, Gigabit Ethernet (GbE), and Fibre Channel optoelectronic conversion applications. The ADN2891 has a differential input sensitivity of 4 mV p-p and accepts up to a 2.0 V p-p differential input overload voltage. The ADN2891 supports current mode logic (CML) outputs with controlled rise and fall times.

By monitoring the bias current through a photodiode, the onchip RSSI detector measures the average power received with 2% typical linearity over the entire valid input range of the photodiode. The on-chip RSSI detector facilitates SFF-8472compliant optical transceivers by eliminating the need for external RSSI detector circuitry.

Additional features include a programmable loss-of-signal (LOS) detector and output squelch.

The ADN2891 is available in a 3 mm \times 3 mm, 16-lead LFCSP.




Figure 1.

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2005–2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

Rev. B

ADN2891* PRODUCT PAGE QUICK LINKS

Last Content Update: 03/09/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

ADN2891 Evaluation Board

DOCUMENTATION

Data Sheet

• ADN2891: 3.3 V 3.2 Gbps, Limiting Amplifier Data Sheet

REFERENCE MATERIALS

Informational

- Optical and High Speed Networking ICs
- SFP Chipset and Reference Design Simplify 4.25 GBPS Transceivers

DESIGN RESOURCES

- ADN2891 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADN2891 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

| Features |
|---|
| Applications1 |
| General Description1 |
| Functional Block Diagram1 |
| Revision History |
| Specifications |
| Absolute Maximum Ratings5 |
| Thermal Resistance 5 |
| ESD Caution |
| Pin Configuration and Function Descriptions |
| Typical Performance Characteristics7 |

REVISION HISTORY

| 3/2017—Rev. A to Rev. B | |
|-----------------------------|------------|
| Changed CP-16-3 to CP-16-27 | Throughout |
| Changes to Figure 2 | |
| Changes to Figure 20 | 11 |
| Changes to Ordering Guide | |
| Updated Outline Dimensions | |
| | |

7/2005—Rev. 0 to Rev. A

| Changes to Table 1 |
|---------------------------|
| Changes to Ordering Guide |

3/2005—Revision 0: Initial Version

| Theory of Operation 1 | 0 |
|---|----|
| Limiting Amplifier 1 | 0 |
| Loss of Signal (LOS) Detector 1 | 0 |
| Received Signal Strength Indicator (RSSI) 1 | 0 |
| Squelch Mode 1 | 0 |
| Applications 1 | 1 |
| PCB Design Guidelines 1 | 1 |
| Outline Dimensions 1 | 13 |
| Ordering Guide 1 | 13 |

SPECIFICATIONS

Test Conditions: VCC = 2.9 V to 3.6 V, VEE = 0 V, $T_A = -40^{\circ}$ C to +95°C, unless otherwise noted.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--------------------------------|-----------|------|-----------|--------|---|
| QUANTIZER DC CHARACTERISTICS | | -76 | | | |
| Input Voltage Range | 1.8 | | 2.8 | V p-p | At PIN or NIN, dc-coupled |
| Input Common Mode | 2.1 | | 2.7 | V | DC-coupled |
| Differential Input Range | | | 2.0 | V p-p | AC-coupled |
| Differential Input Sensitivity | 5.2 | 3.5 | | mV p-p | 3.2 Gbps, PRBS $2^{23} - 1$, BER $\leq 10^{-10}$ |
| Input Offset Voltage | | 100 | | μV | |
| Input RMS Noise | | 235 | | μV rms | |
| Input Resistance | | 50 | | Ω | Single-ended |
| Input Capacitance | | 0.65 | | pF | |
| QUANTIZER AC CHARACTERISTICS | | | | I. | |
| Input Data Rate | 155 | | 3200 | Mb/s | |
| Small Signal Gain | | 50 | | dB | Differential |
| S11 | | -10 | | dB | Differential, f < 3.2 GHz |
| S22 | | -10 | | dB | Differential, f < 3.2 GHz |
| Random Jitter | | 4.0 | 6.4 | ps rms | Input ≥ 10 mV p-p, OC-48, PRBS 2 ²³ – 1 |
| Deterministic Jitter | | 9.0 | 34 | ps p-p | Input ≥ 10 mV p-p, OC-48, PRBS 2 ²³ – 1 |
| Low Frequency Cutoff | | 30 | | kHz | CAZ = Open |
| | | 1.0 | | kHz | CAZ = 0.0 1 μF |
| Power Supply Rejection Ratio | | 45 | | dB | f < 10 MHz |
| | | | | | |
| LOSS OF SIGNAL DETECTOR (LOS) | | | | | |
| LOS Assert Level | 1.9 | 3.5 | 5.6 | mV p-p | $R_{\text{THRADJ}} = 100 \text{ k}\Omega$ |
| | 19 | 35 | 53 | mV p-p | $R_{\text{THRADJ}} = 1 \text{ k}\Omega$ |
| Electrical Hysteresis | 2.4 | 5.0 | | dB | OC-3, PRBS 2 ²³ – 1 |
| , | 2.75 | 5.0 | | dB | OC-48, PRBS 2 ²³ – 1 |
| LOS Assert Time | | 950 | | ns | DC-coupled |
| LOS De-Assert Time | | 62 | | ns | DC-coupled |
| RSSI | | | | | |
| Input Current Range | 5 | | 1000 | μA | |
| RSSI Output Linearity | | 2 | | % | 5 μA < I _{IN} ≤ 1000 μA |
| Gain | | 1.0 | | mA/mA | IRSSI/IPD |
| Offset | | 145 | | nA | Difference between measured RSSI output and PD_CATHODE (input) current of 5 µA |
| Compliance Voltage | VCC – 0.9 | | VCC – 0.4 | V | Measured at PD_CATHODE, with I = 5 μ A or I = 1 mA |
| POWER SUPPLIES | | | | | |
| VCC | 2.9 | 3.3 | 3.6 | v | |
| lcc | | 45 | 49 | mA | |
| OPERATING TEMPERATURE RANGE | -40 | +25 | +95 | °C | T _{MIN} to T _{MAX} |
| CML OUTPUT CHARACTERISTICS | | | | 1 | |
| Output Impedance | | 50 | | Ω | Single-ended |
| Output Voltage Swing | 600 | 660 | 850 | mV p-p | Differential |
| Output Rise and Fall Time | | 80 | 130 | ps | 20% to 80% |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--------------------------------------|-----|-----|-----|------|--|
| LOGIC INPUTS (SQUELCH) | | | | | |
| V⊪, Input High Voltage | 2.0 | | | V | |
| V⊾, Input Low Voltage | | | 0.8 | V | |
| Input Current | | | 40 | μΑ | I_{INH} , $V_{IN} = 2.4$ V, 100 k Ω pull-down resistor on-chip |
| | | | 6 | μA | I_{INL} , $V_{IN} = 0.4$ V, 100 k Ω pull-down resistor on-chip |
| LOGIC OUTPUTS (LOS) | | | | | |
| V_{OH} , Output High Voltage | 2.4 | | | V | Open drain output, 4.7 k Ω to 10 k Ω pull-up resistor to VCC |
| V_{OL} , Output Low Voltage | | | 0.4 | V | Open drain output, 4.7 k Ω to 10 k Ω pull-up resistor to VCC |

ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
|---|-----------------|
| Power Supply Voltage | 4.2 V |
| Minimum Voltage (All Inputs and Outputs) | VEE – 0.4 V |
| Maximum Voltage (All Inputs and Outputs) | VCC + 0.4 V |
| Storage Temperature | –65°C to +150°C |
| Operating Temperature Range | -40°C to +95°C |
| Production Soldering Temperature | J-STD-20 |
| Junction Temperature | 125°C |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for 4-layer PCB with exposed paddle soldered to GND.

Table 3.


| Package Type | Package Type | | | |
|--------------|---------------|----|------|--|
| 3 mm × 3 mm, | 16-lead LFCSP | 28 | °C/W | |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Note that the LFCSP has an exposed pad on the bottom. To improve heat dissipation, the exposed pad must be soldered to the GND plane with filled vias.

| Pin No. | Mnemonic | I/O Type ¹ | Descriptions |
|----------------|------------|-----------------------|---|
| 1 | AVCC | Р | Analog Power Supply. |
| 2 | PIN | AI | Differential Data Input, Positive Port, 50 Ω On-Chip Termination. |
| 3 | NIN | AI | Differential Data Input, Negative Port, 50 Ω On-Chip Termination. |
| 4 | AVEE | Р | Analog Ground. |
| 5 | THRADJ | AO | LOS Threshold Adjust Resistor. |
| 6 | CAZ1 | AI | If needed, one capacitor can connect between the CAZ1 and CAZ2 pin for input offset correction. |
| 7 | CAZ2 | AI | If needed, one capacitor can connect between the CAZ1 and CAZ2 pin for input offset correction. |
| 8 | LOS | DO | LOS Detector Output, Open Collector. |
| 9 | DRVEE | Р | Output Buffer Ground. |
| 10 | OUTN | DO | Differential Data Output, CML, Negative Port, 50 Ω On-Chip Termination. |
| 11 | OUTP | DO | Differential Data Output, CML, Positive Port, 50 Ω On-Chip Termination. |
| 12 | DRVCC | Р | Output Buffer Power Supply. |
| 13 | SQUELCH | DI | Disable Outputs, 100 kΩ On-Chip Pull-Down Resistor. |
| 14 | RSSI_OUT | AO | Average Current Output. |
| 15 | PD_VCC | Р | Power Input for RSSI Measurement. |
| 16 | PD_CATHODE | AO | Photodiode Bias Voltage. |
| Exposed Pad | Pad | Ρ | Connect to Ground. |

Table 4. Pin Function Descriptions

¹ P = power; DI = digital input; DO = digital output; AI = analog input; and AO = analog output.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Eye of ADN2891 @ 25°C, 3.2 Gbps, and 10 mV Input




Figure 4. Eye of ADN2891 @ 25°C, 3.2 Gbps, and 500 mV Input




Figure 5. Eye of ADN2891 @ 95°C, 3.2 Gbps, and 10 mV Input




Figure 6. Eye of ADN2891 @ 95°C, 3.2 Gbps, and 500 mV Input






Figure 7. Eye of ADN2891 @ 25°C, 155 Mbps, and 10 mV Input



Data Sheet

ADN2891



THEORY OF OPERATION LIMITING AMPLIFIER

Input Buffer

The ADN2891 limiting amplifier provides differential inputs (PIN/NIN), each having single-ended, on-chip, 50 Ω termination. The amplifier can accept either dc-coupled or ac-coupled signals; however, an ac-coupled signal is recommended. Using a dc-coupled signal, the amplifier needs a correct input common-mode voltage and enough headroom to handle the dynamic input signal strength. Additionally, TIA output offset drifts may degrade receiver performance.

The ADN2891 limiting amplifier is a high gain device. It is susceptible to dc offsets in the signal path. The pulse width distortion presented in the NRZ data or a distortion generated by the TIA may appear as dc offset or a corrupted signal to the ADN2891 inputs. An internal offset correction loop can compensate for certain levels of offset. To compensate for more offset, an external capacitor connected between the CAZ1 and CAZ2 pins maybe necessary. For GbE and FC applications, no external capacitor is necessary; however, for SONET applications, a 0.01 µF capacitor helps the input signal offset compensation and provides a 3 dB cutoff frequency at 1 kHz.

CML Output Buffer

The ADN2891 provides differential CML outputs, OUTP and OUTN. Each output has an internal 50 Ω termination to VCC.

LOSS OF SIGNAL (LOS) DETECTOR

The on-chip LOS circuit drives LOS to logic high when the input signal level falls below a user-programmable threshold. The threshold level can be set to anywhere from 3.5 mV p-p to 35 mV p-p, typical, and is set by a resistor connected between the THRADJ pin and VEE. See Figure 8 and Figure 9 for the LOS threshold vs. THRADJ. The ADN2891 LOS circuit has an electrical hysteresis greater than 2.5 dB to prevent chatter at the LOS signal. The LOS output is an open-collector output that must be pulled up externally with a 4.7 k Ω to 10 k Ω resistor.

RECEIVED SIGNAL STRENGTH INDICATOR (RSSI)

The ADN2891 has an on-chip, RSSI circuit. By monitoring the current supplied to the photodiode, the RSSI circuit provides an accurate, average power measurement. The output of the RSSI is a current that is directly proportional to the average amount of PIN photodiode current. Placing a resistor between the RSSI_OUT pin and GND converts the current to a GND referenced voltage. This function eliminates the need for external RSSI circuitry for SFF-8472-compliant optical receivers. For more information, see Figure 14 to Figure 18.

SQUELCH MODE

Driving the SQUELCH input to logic high disables the limiting amplifier outputs. Using LOS output to drive the SQUELCH input, the limiting amplifier outputs stop toggling anytime a signal input level to the limiting amplifier drops below the programmed LOS threshold.

The SQUELCH pin has a 100 k Ω , internal, pull-down resistor.

APPLICATIONS PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used to ensure optimal performance.

Output Buffer Power Supply and Ground Planes

Pin 9 (DRVEE) and Pin 12 (DRVCC) are the power supply and ground pins that provide current to the differential output buffer. To reduce possible series inductance, Pin 9, which is the ground return of the output buffer, should connect to ground directly. If the ground plane is an internal plane and connections to the ground plane are vias, multiple vias in parallel to ground can reduce series inductance.

Similarly, to reduce the possible series inductance, Pin 12, which supplies power to the high speed differential OUTP/OUTN output buffer, should connect to the power plane directly. If the power plane is an internal plane and connections to the power plane are vias, multiple vias in parallel can reduce the series inductance, especially on Pin 12. See Figure 20 for the recommended connections. The exposed pad should connect to the GND plane using filled vias so that solder does not leak through the vias during reflow. Using filled vias in parallel under the package greatly reduces the thermal resistance and enhances the reliability of the connectivity of the exposed pad to the GND plane during reflow.

To reduce power noise, a 10 μ F electrolytic decoupling capacitor between power and ground should be close to where the 3.3 V supply enters the PCB. The other 0.1 μ F and 1 nF ceramic chip decoupling capacitors should be close to the VCC and VEE pins to provide better decouple filtering and a shorter current return loop.




Figure 20. Typical Applications Circuit (Example of Using PIN PD and On-Chip RSSI Detector)

PCB Layout

Figure 21 shows the recommended PCB layout. The 50 Ω transmission lines are the traces that bring the high frequency input and output signals (PIN, NIN, OUTP, and OUTN) to the SMA connectors with minimum reflection. To avoid a signal skew between the differential traces, each differential PIN/NIN and OUTP/OUTN pair should have matched trace lengths from the signal pins to the corresponding SMA connectors. C1, C2, C3, and C4 are ac coupling capacitors in series with the high speed, signal input/output paths. To minimize the possible mismatch, the ac coupling capacitor pads should be the same width as the 50 Ω transmission line trace width. To reduce supply noise, a 1 nF decoupling capacitor should be placed on the same layer as close as possible to the VCC pins. A 0.1 μ F decoupling capacitor can be placed on the bottom of the PCB directly underneath the 1 nF capacitor. All high speed, CML outputs have internal 50 Ω resistor termination between the output pin and VCC. The high speed inputs, PIN and NIN, also have the internal 50 Ω termination to an internal reference voltage.

As with any high speed, mixed-signal design, keep all high speed digital traces away from sensitive analog nodes.

Soldering Guidelines for the LFCSP

The lands on the 16-lead LFCSP are rectangular. The PCB pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized. The bottom of the LFCSP has a central exposed pad. The pad on the printed circuit board should be at least as large as the exposed pad. Users must connect the exposed pad to VEE using filled vias so that solder does not leak through the vias during reflow. This ensures a solid connection from the exposed pad to VEE.





Figure 21. Recommended PCB Layout (Top View)

OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option | Branding |
|---------------------------|-------------------|-----------------------------|----------------|----------|
| ADN2891ACPZ-500RL7 | -40°C to +95°C | 16-Lead LFCSP, 500 pieces | CP-16-27 | F04 |
| ADN2891ACPZ-RL7 | -40°C to +95°C | 16-Lead LFCSP, 1,500 pieces | CP-16-27 | F04 |
| ADN2891ACPZ-RL | -40°C to +95°C | 16-Lead LFCSP, 5,000 pieces | CP-16-27 | F04 |
| EVAL-ADN2891EBZ | | Evaluation Board | | |

 1 Z = RoHS Compliant Part.

NOTES

NOTES

NOTES



www.analog.com

©2005–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05244–0–3/17(B)

Rev. B | Page 16 of 16