


Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch

### **Features**

- CMOS Technology for Bus and Analog Applications
- Low On-Resistance:  $8\Omega$  at 3.0V
- Wide V<sub>CC</sub> Range: 1.65V to 5.5V
- Rail-to-Rail Signal Range
- Control Input Overvoltage Tolerance: 5.5V(Min)
- Fast Transition Speed: 2ns at 5.0V
- High Off Isolation: -63dB @ 10MHz
- Break-Before-Make Switching
- High Bandwidth: 350MHz
- Extended Industrial Temperature Range:
  - -40 ℃ to 85 ℃
- Packaging (Lead Free & Green):
  - -12-pin TDFN, 3mm×1mm

### **Pin Assignment**



12-pin TDFN

### **Description**

The PI5A3158B is a dual high-bandwidth, fast single-pole double-throw (SPDT) CMOS switch. It can be used as an analog switch or as a low-delay bus switch. Specified over a wide operating power supply voltage range, 1.65V to 5.5V, the PI5A3158B has a maximum ON resistance of 12-ohms at 1.65V, 9-ohms at 2.3V & 6-ohms at 4.5V.

Break-before-make switching prevents both switches being enabled simultaneously. This eliminates signal disruption during switching.

The control input, S, is independent of supply voltage.

### **Application**

- Cell Phones
- PDAs
- MP3 Players
- Portable Instrumentation
- Battery powered Communications
- Computer Peripherals

# **Pin Description**

Pin No	Name	Description
8, 11	$_{1}\mathrm{B}_{\mathrm{X}}$	Data Port (Normally open)
3, 6	GND	Ground
2, 5	$_0$ B $_{ m X}$	Data Port (Normally closed)
1, 4	$A_{X}$	Common Output / Data Port
9, 12	$V_{CC}$	Positive Power Supply
7, 10	$S_X$	Logic Control

# **Logic Function Table**

Logic Input (IN <sub>X</sub> )	Function
0	<sub>0</sub> B <sub>X</sub> Connected to A <sub>X</sub>
1	<sub>1</sub> B <sub>X</sub> Connected to A <sub>X</sub>

**Note**: x = 1 or 2





# **Maximum Ratings**

Storage Temperature	
Supply Voltage V <sub>CC</sub>	
DC Switch Voltage V <sub>IN</sub>	
Control Input Voltage V <sub>S</sub>	0.5V to +7.0V
DC Output Current V <sub>OUT</sub>	128mA
DC V <sub>CC</sub> or Ground Current I <sub>CC</sub> /I <sub>GND</sub>	
Junction Temperature under Bias (TJ)	150 ℃
Junction Lead Temperature (TL)	
(Soldering, 10 seconds)	260 ℃
Power Dissipation (PD) @ +85 ℃	180mW
ESD(HBM)	2000V

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended Operating Conditions** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{CC}$	Operating Voltage	-	1.65	-	5.5	V
$V_{\rm S}$	Control Input Voltage	-	0	-	5.5	V
$V_{ m IN}$	Switch Input Voltage	-	0	-	$V_{CC}$	V
V <sub>OUT</sub>	Output Voltage	-	0	-	$V_{CC}$	V
$T_A$	Operating Temperature	-	-40	25	85	$\mathcal C$
t t.	Input Rise and Fall Time	Control Input $VCC = 2.3V - 3.6V$	0	-	10	ns/V
$t_r, t_f$	input Rise and Fan Time	Control Input $VCC = 4.5V - 5.5V$	0	-	5	ns/V

Note: Control input must be held HIGH or LOW; it must not float.





### **DC** Electrical Characteristics

 $(T_A = -40 \text{ } \text{C} \text{ to } 85 \text{ } \text{C}, \text{ unless otherwise noted.})$ 

Parameter	Description	Test Conditions	Temperature $(T_A: \mathbb{C})$	Min.	Тур.	Max.	Units
V <sub>IAR</sub>	Analog Input Signal Range	$V_{CC}$	-40 ℃ to 85 ℃	0	_	$V_{CC}$	V
		$V_{CC}$ =4.5V, $I_{O}$ = 30mA, $V_{IN}$ = 0V		-	4	6	
		$V_{CC}$ =4.5V, $I_{O}$ =-30mA, $V_{IN}$ =2.4V	25 ℃	-	5	8	
		$V_{CC}$ =4.5V, $I_{O}$ =-30mA, $V_{IN}$ =4.5V		-	7	11	
		$V_{CC}$ =4.5V, $I_{O}$ =30mA, $V_{IN}$ = 0V			-	6	
		$V_{CC}$ =4.5V, $I_{O}$ =-30mA, $V_{IN}$ =2.4V	-40 ℃ to 85 ℃	_	-	8	
$R_{ON}$	ON Resistance <sup>(1)</sup> $V_{CC}$ =4.5V, $I_O$ =-30mA, $V_{IN}$ =4.5V		-	-	11		
		$V_{CC}=3.0V, I_{O}=24mA, V_{IN}=0V$	25 ℃		5	8	
		$V_{CC}$ =3.0V, $I_{O}$ =-24mA, $V_{IN}$ =3.0V			10	15	
		$V_{CC}=3.0V, I_{O}=24mA, V_{IN}=0V$	-40 °C to 85 °C	-	-	8	Ω
		$V_{CC}$ =3.0V, $I_{O}$ =-24mA, $V_{IN}$ =3.0V		-	-	15	24
		$V_{CC}$ =2.3V, $I_{O}$ =8mA, $V_{IN}$ =0V	25 ℃	-	6	9	
		$V_{CC} = 2.3 \text{V}, I_{O} = -8 \text{mA}, V_{IN} = 2.3 \text{V}$		-	13	20 9	- - -
		$V_{CC}$ =2.3V, $I_O$ =8mA, $V_{IN}$ =0V	-40 ℃ to 85 ℃	-	-	20	
		$V_{CC}=2.3V$ , $I_{O}=-8mA$ , $V_{IN}=2.3V$		-	8	12	
		$V_{CC}$ =1.65V, $I_{O}$ =4mA, $V_{IN}$ =0V $V_{CC}$ =1.65V, $I_{O}$ =-4mA, $V_{IN}$ =1.65V	25 ℃		20	30	
		$V_{CC}=1.65 \text{ V}, I_{O}=4\text{mA}, V_{IN}=1.03 \text{ V}$ $V_{CC}=1.65 \text{ V}, I_{O}=4\text{mA}, V_{IN}=0 \text{ V}$		-	20	12	
		$V_{CC}=1.65 \text{ V}, I_0=4\text{ mA}, V_{IN}=0 \text{ V}$ $V_{CC}=1.65 \text{ V}, I_0=-4\text{ mA}, V_{IN}=1.65 \text{ V}$	-40 ℃ to 85 ℃		_	25	
		$V_{CC}=4.5V$ , $I_A=-30$ mA, $V_{Bn}=3.15V$		_	0.15	-	
	ON Resistance Match	$V_{CC}=3.0V$ , $I_A=30 \text{Hz}$ , $V_{Bn}=3.13 \text{ V}$ $V_{CC}=3.0V$ , $I_A=-24 \text{mA}$ , $V_{Bn}=2.1 \text{ V}$	25 ℃	-	0.13	_	Ω
$\Delta R_{ON}$	Between Channels <sup>(1,2,3)</sup>	$V_{CC}=2.3V$ , $I_A=2.11V$ $V_{CC}=2.3V$ , $I_A=-8$ mA, $V_{Bn}=1.6V$		_	0.3	_	
	Between Chames	$V_{CC}=1.65V, I_A=-4mA, V_{Bn}=1.15V$		_	0.5	_	
		$V_{CC}$ =5.0V, $I_{A}$ =-30mA,0 $\leq$ V $_{Bn}$ $\leq$ V $_{CC}$		_	6	_	
		$V_{CC}=3.3V$ , $I_A = -$					Ω
R <sub>ONF</sub>	ON Resistance Flatness	$24 \text{mA}, 0 \le V_{\text{Bn}} \le V_{\text{CC}}$	25 ℃	-	12	-	
ONF	(1,2,4)	$V_{CC}$ =2.5V, $I_A$ =-8mA, $0 \le V_{Bn} \le V_{CC}$	20 0	_	22	-	
		$V_{CC}=1.8V$ , $I_A=-4$ mA, $0\le V_{Bn}\le V_{CC}$		_	90	_	
		$V_{CC}=1.65V$		1	-	_	
		$V_{CC} = 2.3V$		1.2	-	_	
$V_{IH}$	Input High Voltage	$V_{CC} = 3V$	-40 ℃ to 85 ℃	1.3	_	_	V
IH	(Logic High Level)	$V_{CC} = 4.2V$		1.5	_	-	v
		$V_{CC} = 5.5V$		1.8	-	-	
		V <sub>CC</sub> =1.65V		-	-	0.4	
	Y . Y . XY 1.	$V_{CC} = 2.3V$		-	-	0.6	
$ m V_{IL}$	Input Low Voltage (Logic Low Level)	$V_{CC} = 3V$	-40 ℃ to 85 ℃	-	-	0.8	V
	(Logic Low Level)	$V_{CC} = 4.2V$		-	-	1	
		$V_{CC} = 5.5V$		-	-	1.2	
Ţ	Input Leakage Current	$0 \le V_{IN} \le 5.5 \text{V}, V_{CC} = 0 \text{V to } 5.5 \text{V}$	25 ℃	=.	-	±0.1	μA
I <sub>LKC</sub>		07 A IN 70.2 A A CC-0 A TO 2.2 A	-40 ℃ to 85 ℃	-	-	±1.0	μΑ
$I_{OFF}$	OFF State Leakage	$0 \le V_{IN} \le 5.5 \text{ V}, V_{CC} = 1.65 \text{ V} \text{ to } 5.5 \text{ V}$	25 ℃	-	-	±0.1	μA
OFF	Current	0_ v IN_3.3 v , v CC-1.03 v to 3.3 v	-40 ℃to 85 ℃	-	-	±10	μΛ
Ţ	Ouiosaant Summler Cramet	All channels ON or OFF, $V_{IN} = V_{CC}$	25 ℃		-	1	
$I_{CC}$	Quiescent Supply Current	or GND, $I_{OUT}=0$ , $V_{CC}=5.5V$		-	-	5	μA

#### Notes:

<sup>1.</sup> Measured by voltage drop between A and B pins at the indicated current through the device. ON resistance is determined by the lower of the voltages on two ports (A or B).

<sup>2.</sup> Parameter is characterized but not tested in production.

<sup>3.</sup>  $DR_{ON} = R_{ON} \text{ max} - R_{ON} \text{ min.}$  measured at identical  $V_{CC}$ , temperature and voltage levels.

<sup>4.</sup> Flatness is defined as difference between maximum and minimum value of ON resistance over the specified range of conditions. Guaranteed by design.





(1) Capacitance

 $(T_A = 25 \, \text{C}, \text{ unless otherwise noted.})$ 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
$C_{IN}$	Control Input	$V_{CC} = 5.0V$	-	2.5	-	
$C_{IO-B}$	For B Port, Switch OFF		-	5.0	-	
C <sub>IOA-ON</sub>	For A Port, Switch ON	$V_{CC} = 5.0V, f = 1 \text{ MHz}^{(1)}$	-	15.0	-	pF

# Switch and AC Characteristics (1)

Parameter	Description	Test Conditions	Supply Voltage	Temperature (T <sub>A</sub> : °C)	Min.	Тур.	Max.	.Units
+	_	See test circuit diagrams 1	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	–40 to 85 ℃	-	0.7	-	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay: A to Bn	Propagation Delay: A to Bn  and 2. V <sub>1</sub> Open (2)	$V_{CC} = 3.0 \text{V} \text{ to } 3.6 \text{V}$		-	0.6	-	
PHL		and 2. Vi open	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		-	0.4	-	
		See test circuit diagrams 1	$V_{CC} = 1.65 \text{V} \text{ to } 1.95 \text{V}$		-	9	-	1
t <sub>PZL</sub>	Output Enable Turn ON Time:	& 2.	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	-40 to 85 ℃	-	5	-	
$t_{PZH}$	A to Bn	$V_1=2V_{CC}$ for $t_{PZL}$ ,	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$	-40 to 85 C	-	3	-	
		$V_I$ =0V for $t_{PZH}$	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		-	2	-	
		See test circuit diagrams 1 and 2. $V_{I} = 2V_{CC} \text{ for } t_{PLZ},$ $V_{I} = 0V \text{ for } t_{PHZ}$	$V_{CC} = 1.65 \text{V} \text{ to } 1.95 \text{V}$		-	9	-	ns
t PLZ	Output Disable Turn OFF Time:A to Bn		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	-40 to 85 ℃	-	6	-	-
t <sub>PHZ</sub>			$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		-	5	-	
			$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		-	3	-	
		See test circuit diagram 3	$V_{CC} = 1.65 \text{V to } 1.95 \text{V}$	-40 to 85 °C	0.5	-	-	
f	Break Before Make Time		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.5	ı	-	
t <sub>BM</sub>			$V_{CC} = 3.0 \text{V} \text{ to } 3.6 \text{V}$		0.5	ı	-	
			]	0.5	ı	-		
	Claraci	$C_{L}=0.1 \text{nF}, V_{GEN}=0 \text{V},$	$V_{CC} = 5.0V$		-	5	-	
Q	Charge Injection	$R_{GEN}^{}=0\Omega$ See test circuit 4.	$V_{CC} = 3.3V$	25 ℃	-	4	-	pC
OIRR	Off Isolation	$R_L$ =50 $\Omega$ , $V_{GEN}$ =0 $V$ , $R_{GEN}$ =0 $\Omega$ , $f$ =10 $M$ Hz. See test circuit 5. (3)	$V_{CC} = 1.65 \text{V to } 5.5 \text{V}$	25 ℃	-	-63	-	dB
$X_{TALK}$	Crosstalk Isolation	See test circuit 6. <sup>(4)</sup>	$V_{CC} = 1.65 \text{V} \text{ to } 5.5 \text{V}$	25 ℃	-	-64	-	
f3dB	-3dB Bandwidth	See test circuit 9	V <sub>CC</sub> =1.65V to 5.5V	25 ℃	-	350	-	MHz

#### Notes:

<sup>1.</sup> Capacitance is characterized but not tested in production

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> The device contributes no other propagation delay other than the RC delay of the switch ON resistance and the 50pF load capacitance, when driven by an ideal voltage source with zero output impedance.

3. Off Isolation = 20 Log<sub>10</sub> [ V<sub>Bn</sub>/V<sub>A</sub> ] and is measured in dB.

<sup>4.</sup> Crosstalk Isolation = 20 Log10 [  $V_{B1}/V_{B0}$  ] and is measured in dB.



# **Test Circuits and Timing Diagrams**




Figure 1. AC Test Circuit




Figure 2. AC Waveforms




Figure 3. Break Before Make Interval Timing






Figure 4. Charge Injection Test




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel Off Capacitance




Figure 8. Channel On Capacitance







Figure 9. Bandwidth



### **Mechanical Information**

### 12-pin TDFN (ZA)



Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/

# **Ordering Information**

Part Number	Package Code	Package	Top Marking
PI5A3158BZAE	ZA	12-Contact, Thin Dual In-Line Flat No-Lead (TDFN)	kE
PI5A3158BZAEX	ZA	12-Contact, Thin Dual In-Line Flat No-Lead (TDFN), Tape & Reel	kE

### Note:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding X Suffix= Tape/Reel