

FemtoClock® Crystal-to-3.3V LVPECL Frequency Synthesizer

DATASHEET

GENERAL DESCRIPTION


The 843003i-01 is a 3 differential output LVPECL Synthesizer designed to generate Ethernet reference clock frequencies. Using a 19.53125MHz or 25MHz, 18pF parallel resonant crystal, the following frequencies can be generated based on the settings of 4 frequency select pins (DIV_SEL[A1:A0], DIV_SEL[B1:B0]): 625MHz, 312.5MHz, 156.25MHz, and 125MHz. The 843003I-01 has 2 output banks, Bank A with 1 differential LVPECL output pair and Bank B with 2 differential LVPECL output pairs.

The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The 843003i-01 uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The 843003i-01 is packaged in a small 24-pin TSSOP package.

FEATURES


- Three 3.3V LVPECL outputs on two banks, A Bank with one LVPECL pair and B Bank with two LVPECL output pairs
- Using a 19.53125MHz or 25MHz crystal, the two output banks can be independently set for 625MHz, 312.5MHz, 156.25MHz or 125MHz
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- VCO range: 490MHz to 680MHz
- RMS phase jitter @ 156.25MHz (1.875MHz 20MHz): 0.53ps (typical)
- · 3.3V output supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS compliant package

BLOCK DIAGRAM



1

PIN ASSIGNMENT



843003I-01 24-Lead TSSOP

4.40mm x 7.8mm x 0.92mm package body **G Package** Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description			
1 24	DIV_SELB0 DIV_SELB1	Input	Pullup	Division select pin for Bank B. Default = HIGH. LVCMOS/LVTTL interface levels.			
2	VCO_SEL	Input	Pullup	VCO select pin. When Low, the PLL is bypassed and the crystal reference or REF_CLK (depending on XTAL_SEL setting) are passed directly to the output dividers. Has an internal pullup resistor so the PLL is not bypassed by default. LVCMOS/LVTTL interface levels.			
3	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. Has an internal pulldown resistor so the power-up default state of outputs and dividers are enabled. LVCMOS/LVTTL interface levels.			
4	V _{cco_A}	Power		Output supply pin for Bank A outputs.			
5, 6	QA0, nQA0	Ouput		Differential output pair. LVPECL interface levels.			
7	OEB	Input	Pullup	Output enable Bank B. Active High output enable. When logic HIGH, the 2 output pairs on Bank B are enabled. When logic LOW, the output pairs drive differential Low (QB0=Low, nQB0=High). Has an internal pullup resistor so the default power-up state of outputs are enabled. LVCMOS/LVTTL interface levels.			
8	OEA	Input	Pullup	Output enable Bank A. Active High output enable. When logic HIGH, the output pair on Bank A is enabled. When logic LOW, the output pair drives differential Low (QA0=Low, nQA0=High). Has an internal pullup resistor so the default power-up state of outputs are enabled. LVCMOS/LVTTL interface levels.			
9	FB_DIV	Input	Pulldown	Feedback divide select. When Low (default), the feedback divider is set for ÷25. When HIGH, the feedback divider is set for ÷32. LVCMOS/LVTTL interface levels.			
10	V _{CCA}	Power		Analog supply pin.			
11	V _{cc}	Power		Core supply pin.			
12 13	DIV_SELA0 DIV_SELA1	Input	Pullup	Division select pin for Bank A. Default = HIGH. LVCMOS/LVTTL interface levels.			
14	$V_{_{EE}}$	Power		Negative supply pin.			
15, 16	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input. XTAL_IN is also the overdrive pin if you want to overdrive the crystal circuit with a single-ended reference clock.			
17	REF_CLK	Input	Pulldown	Single-ended reference clock input. Has an internal pulldown resistor to pull to low state by default. Can leave floating if using the crystal interface. LVCMOS/LVTTL interface levels.			
18	XTAL_SEL	Input	Pullup	Crystal select pin. Selects between the single-ended REF_CLK or crystal interface. Has an internal pullup resistor so the crystal interface is selected by default. LVCMOS/LVTTL interface levels.			
19, 20	nQB1, QB1	Output		Differential output pair. LVPECL interface levels.			
21, 22	nQB0, QB0	Output		Differential output pair. LVPECL interface levels.			
23	V _{cco B}	Power		Output supply pin for Bank B outputs.			

NOTE: refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pulldown Resistor			51		kΩ
R	Input Pullup Resistor			51		kΩ



TABLE 3A. BANK A FREQUENCY TABLE

	Input	ts		Feedback	Bank A	M/N	QA0/nQA0	
Crystal Frequency (MHz)	FB_DIV	DIV_SELA1	DIV_SELA0	Divider	Output Divider	Multiplication Factor 25 12.5 12.500 8.333 6.25 6.25 6.25 32	Output Frequency (MHz)	
25	0	0	0	25	1	25	625	
25	0	0	1	25	2	12.5	312.5	
20	0	0	1	25	2	12.500	250	
22.5	0	1	0	25	3	8.333	187.5	
25	0	1	1	25	4	6.25	156.25	
24	0	1	1	25	4	6.25	150	
20	0	1	1	25	4	6.25	125	
19.44	1	0	0	32	1	32	622.08	
19.44	1	0	1	32	2	16	311.04	
15.625	1	0	1	32	2	16	250	
18.75	1	1	0	32	3	10.667	200	
19.44	1	1	1	32	4	8	155.52	
18.75	1	1	1	32	4	8	150	
15.625	1	1	1	32	4	8	125	

TABLE 3B. BANK B FREQUENCY TABLE

	Inpu	ts		Feedback	Bank B	M/N	QBx/nQBx Output Fre-
Crystal Frequency (MHz)	FB_DIV	DIV_SELB1	DIV_SELB0	Divider	Output Divider	Multiplication Factor	quency (MHz)
25	0	0	0	25	2	12.5	312.5
20	0	0	0	25	2	12.5	250
25	0	0	1	25	4	6.25	156.25
24	0	0	1	25	4	6.25	150
20	0	0	1	25	4	6.25	125
25	0	1	0	25	5	5	125
25	0	1	1	25	8	3.125	78.125
24	0	1	1	25	8	3.125	75
20	0	1	1	25	8	3.125	62.5
19.44	1	0	0	32	2	16	311.04
15.625	1	0	0	32	2	16	250
19.44	1	0	1	32	4	8	155.52
18.75	1	0	1	32	4	8	150
15.625	1	0	1	32	4	8	125
15.625	1	1	0	32	5	6.4	100
19.44	1	1	1	32	8	4	77.76
18.75	1	1	1	32	8	4	75
15.625	1	1	1	32	8	4	62.5



TABLE 3C. OUTPUT BANK A CONFIGURATION SELECT FUNCTION TABLE

Inp	Inputs			
DIV_SELA1	DIV_SELA0	QA		
0	0	÷1		
0	1	÷2		
1	0	÷3		
1	1	÷4		

TABLE 3D. OUTPUT BANK B CONFIGURATION SELECT FUNCTION TABLE

Inp	uts	Outputs
DIV_SELB1	DIV_SELB0	QBx
0	0	÷2
0	1	÷4
1	0	÷5
1	1	÷8

TABLE 3E. FEEDBACK DIVIDER CONFIGURATION SELECT FUNCTION TABLE

Inputs				
FB_DIV	Feedback Divide			
0	÷25			
1	÷32			




TABLE 3F. OEA SELECT FUNCTION TABLE

Inputs	Outputs			
OEA	QA0	nQA0		
0	LOW	HIGH		
1	Active	Active		

TABLE 3G. OEB SELECT FUNCTION TABLE

Inputs	Outputs			
OEB	QB0:QB1	nQB0:nQB1		
0	LOW	HIGH		
1	Active	Active		



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc} 4.6V

Inputs, V_{cc} -0.5V to V_{cc} + 0.5V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{_{\rm JA}}$ 70°C/W (0 Ifpm) Storage Temperature, T $_{_{\rm STG}}$ -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = V_{cca} = V_{cco.a} = V_{cco.b} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{cc} - 0.20	3.3	V _{cc}	V
V _{CCO A B}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				150	mA
I _{CCA}	Analog Supply Current				20	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{cc} = V_{cco.a} = V_{cco.a} = V_{cco.b} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	tage		2		V _{cc} + 0.3	V
V	Input Low Volt	age		-0.3		0.8	V
		REF_CLK, MR, FB_DIV	$V_{cc} = V_{in} = 3.465V$			150	μΑ
I _{IH}	Input High Current	DIV_SELA0, DIV_SELA1, DIV_SELB0, DIV_SELB1, VCO_SEL, XTAL_SEL, OEA, OEB	V _{cc} = V _{IN} = 3.465V			5	μΑ
		REF_CLK, MR, FB_DIV	$V_{cc} = 3.465V, V_{in} = 0V$	-5			μA
I _{IL}	Input Low Current	DIV_SELA0, DIV_SELA1, DIV_SELB0, DIV_SELB1, VCO_SEL, XTAL_SEL, OEA, OEB	V _{cc} = 3.465V, V _{IN} = 0V	-150			μΑ

Table 4C. LVPECL DC Characteristics, $V_{cc} = V_{cco_A} = V_{cco_B} = 3.3V \pm 5\%$, Ta = -40°C to 85°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V - 1.4		V- 0.9	V
V _{oL}	Output Low Voltage; NOTE 1		V - 2.0		V - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 to V - 2V.



TABLE 5. CRYSTAL CHARACTERISTICS

Parameter		Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental			
Frequency	FB_DIV = ÷25		19.6		27.2	MHz
	FB_DIV = ÷32		15.313		21.25	MHz
Equivalent Series Resistance (ESR)					50	Ω
Shunt Capacitance					7	рF
Drive Level					1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6. AC Characteristics, $V_{cc} = V_{cco_A} = V_{cco_B} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency Range	Output Divider = ÷1	490		680	MHz
		Output Divider = ÷2	245		340	MHz
		Output Divider = ÷3	163.33		226.67	MHz
		Output Divider = ÷4	122.5		170	MHz
		Output Divider = ÷5	98		136	MHz
		Output Divider = ÷8	61.25		85	MHz
tsk(b)	Bank Skew, NOTE 1				50	ps
tsk(o)	Output Skew; NOTE 2, 4	Outputs @ Same Frequency			125	ps
		Outputs @ Different Frequencies			225	ps
	RMS Phase Jitter (Random); NOTE 3	625MHz (1.875MHz - 20MHz)		0.43		ps
+::+(<i>C</i> ()		312.5MHz (1.875MHz - 20MHz)		0.51		ps
tjit(∅)		156.25MHz (1.875MHz - 20MHz)		0.53		ps
		125MHz (1.875MHz - 20MHz)		0.48		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		600	ps
odc	Output Duty Cycle	Output Divider = ÷1	40		60	%
		Output Divider 1 ÷1	45		55	%

NOTE 1: Defined as skew winthin a bank of outputs at the same voltages and with equal load conditions.

NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: Please refer to the Phase Noise Plots.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.









Typical Phase Noise at 625MHz






PARAMETER MEASUREMENT INFORMATION






3.3V Core/3.3V Output Load AC Test Circuit


RMS PHASE JITTER






OUTPUT SKEW

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





BANK SKEW

OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843003I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm cc}, V_{\rm cca},$ and $V_{\rm ccox}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm cca}$ pin.




FIGURE 2. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS843003I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 3* below were determined using a 19.53125MHz or 25MHz,

18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 3. Crystal Input Interface



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

REF_CLK INPUT:

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the REF_CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843003I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843003I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC,MAX} * I_{EE,MAX} = 3.465V * 150mA =$ **519.75mW**
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 3 * 30.2mW = 90.6mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 519.75mW + 90.6mW = **610.35mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.610\text{W} * 65^{\circ}\text{C/W} = 124.6^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 24-pin TSSOP, Forced Convection

θ _{JA} by Velocity (Meters per Second)						
	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W			



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.




FIGURE 5. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{coo} - 2V.

• For logic high,
$$V_{OUT} = V_{OH MAX} = V_{CCO MAX} - 1.0V$$

$$(V_{CCO MAX} - V_{OH MAX}) = 1.0V$$

• For logic low, $V_{OUT} = V_{OL MAX} = V_{CCO MAX} - 1.7V$

$$(V_{CCO,MAX} - V_{OL,MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$$

$$Pd_L = [(V_{\text{ol_max}} - (V_{\text{cco_max}} - 2V))/R_{\text{l}}] * (V_{\text{cco_max}} - V_{\text{ol_max}}) = [(2V - (V_{\text{cco_max}} - V_{\text{ol_max}}))/R_{\text{l}}] * (V_{\text{cco_max}} - V_{\text{ol_max}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30.2mW**



RELIABILITY INFORMATION

Table 8. $\theta_{_{JA}} \text{vs. Air Flow Table for 24 Lead TSSOP}$

θ_{JA} by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 70°C/W 65°C/W 62°C/W

TRANSISTOR COUNT

The transistor count for 843003I-01 is: 3822



PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIBOL	Minimum	Maximum	
N	24		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	7.70	7.90	
Е	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843003AGI-01LF	ICS43003AI01L	24 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS843003AGI-01LFT	ICS43003AI01L	24 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
			Removed leaded devices - last time buy expired October 28, 2014.	
Α	T10	15	PDN CQ-13-02	12/8/14
			Updated datasheet format.	



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.