PI3PCIE3442

3.3V PCI Express® 3.0 2-Lane Exchange Switch

Features

- 8 Differential Channel (2-lane) Exchange
- PCI Express® 3.0 performance, 8.0 Gbps
- Bi-directional operation
- Low Bit-to-Bit Skew: 10ps (between ± signals)
- Low Crosstalk: -29dB @ 2.5GHz (5Gbps)
  -20dB @ 4.0GHz (8Gbps)
- Low Insertion Loss: -1.1dB @ 2.5GHz (5Gbps)
  -1.45dB @ 4.0GHz (8Gbps)
- V_{DD} Operating Range: 3.3V ±10%
- Industrial Temperature Range: -40°C to 85°C
- ESD Tolerance: 2kV HBM
- Packaging (Pb-free & Green):
  - 42-contact, TQFN (ZH42), 3.5x9mm.
  - 40-contact, TQFN (ZL40), 3x6mm.

Description

Pericom semiconductor's PI3PCIE3442 is a differential exchange switch featuring pass-through pinout. It supports two full PCI Express® lanes operating at 8.0Gbps PCIe® 3.0 performance.

With the select control input low, Port A connects to Port B, and Port C connects to port D for an 8-channel differential pass-though. When the select control input is high Port A connects to Port D, and Port B connects to Port C.

Application

Switching 4 lanes of DP1.2 from PC/Notebook/Tablet to Display monitor

Truth Table

Function	SEL	OE#
Ax = Bx Cx = Dx	0	0
Ax = Dx Cx = Bx	1	0
Ax, Bx, Cx, Dx = Hi-Z (disconnect)	x	1

Block Diagram



Pin Diagram 42-TQFN



Pin Diagram 40-TQFN



Application Diagram



Generic 2 x 2 DP1.2 Switching Using PI3PCIE3442 (3x6mm 40 pad QFN)

Pin Description (42-TQFN)

Pin #	Pin Name	I/O	Description
1 2	A0+ A0–	I/O	Signal I/O, Channel 0, Port A
5 6	A1+ A1–	I/O	Signal I/O, Channel 1, Port A
10 11	A2+ A2–	I/O	Signal I/O, Channel 2, Port A
14 15	A3+ A3–	I/O	Signal I/O, Channel 3, Port A
38 37	B0+ B0–	I/O	Signal I/O, Channel 0, Port B
34 33	B1+ B1–	I/O	Signal I/O, Channel 1, Port B
29 28	B2+ B2–	I/O	Signal I/O, Channel 2, Port B
25 24	B3+ B3–	I/O	Signal I/O, Channel 3, Port B
3 4	C0+ C0–	I/O	Signal I/O, Channel 0, Port C
7 8	C1+ C1–	I/O	Signal I/O, Channel 1, Port C
12 13	C2+ C2–	I/O	Signal I/O, Channel 2, Port C
16 17	C3+ C3–	I/O	Signal I/O, Channel 3, Port C
36 35	D0+ D0–	I/O	Signal I/O, Channel 0, Port D
32 31	D1+ D1–	I/O	Signal I/O, Channel 1, Port D
27 26	D2+ D2–	I/O	Signal I/O, Channel 2, Port D
23 22	D3+ D3–	I/O	Signal I/O, Channel 3, Port D
41	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance
9	SEL	I	Operation mode Select (when SEL=0: A→B, C→D, when SEL=1: A→D, C→B)
18, 20, 30, 40, 42	V_{DD}	Pwr	3.3V ±10% Positive Supply Voltage
19, 21, 39, Center Pad	GND	Pwr	Power ground

Pin Description (40-TQFN)

Pin #	Pin Name	I/O	Description
39 40	A0+ A0–	I/O	Signal I/O, Channel 0, Port A
3 4	A1+ A1–	I/O	Signal I/O, Channel 1, Port A
8 9	A2+ A2–	I/O	Signal I/O, Channel 2, Port A
12 13	A3+ A3–	I/O	Signal I/O, Channel 3, Port A
36 35	B0+ B0–	I/O	Signal I/O, Channel 0, Port B
32 31	B1+ B1–	I/O	Signal I/O, Channel 1, Port B
26 25	B2+ B2–	I/O	Signal I/O, Channel 2, Port B
22 21	B3+ B3–	I/O	Signal I/O, Channel 3, Port B
1 2	C0+ C0–	I/O	Signal I/O, Channel 0, Port C
5 6	C1+ C1–	I/O	Signal I/O, Channel 1, Port C
10 11	C2+ C2–	I/O	Signal I/O, Channel 2, Port C
14 16	C3+ C3–	I/O	Signal I/O, Channel 3, Port C
34 33	D0+ D0–	I/O	Signal I/O, Channel 0, Port D
30 29	D1+ D1–	I/O	Signal I/O, Channel 1, Port D
24 23	D2+ D2–	I/O	Signal I/O, Channel 2, Port D
20 19	D3+ D3–	I/O	Signal I/O, Channel 3, Port D
38	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance
7	SEL	I	Operation mode Select (when SEL=0: A→B, C→D, when SEL=1: A→D, C→B)
17, 28	V_{DD}	Pwr	3.3V ±10% Positive Supply Voltage
15, 18, 27, 37, Center Pad	GND	Pwr	Power ground

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Supply Voltage to Ground Potential	–0.5V to +4.6V
DC Input Voltage	–0.5V to V_{DD}
DC Output Current	120mA
Power Dissipation	0.5W

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{DD}	3.3V Power Supply		3.0	3.3	3.6	V
I_{DD}	Total current from V_{DD} 3.3V supply	SEL and OE# at OV or V_{DD}			300	µA
T_A	Operating temperature range		-40		85	°C

DC Electrical Characteristics for Switching over Operating Range

Parameters	Description	Test Conditions(1)	Min	Typ(1)	Max	Units
V_{IH}	Input HIGH Voltage	Guaranteed HIGH level	0.65 x V_{DD}			V
V_{IL}	Input LOW Voltage	Guaranteed LOW level	–0.5		0.35 x V_{DD}	
V_{IK}	Clamp Diode Voltage	V_{DD} = Max., I_{IN} = –18mA		–0.7	–1.2	
I_{IH}	Input HIGH Current, SEL	V_{DD} = Max., V_{IN} = V_{DD}	–10		+10	µA
I_{IL}	Input LOW Current, SEL	V_{DD} = Max., V_{IN} = GND	–10		+10	
IIH	Input HIGH Current, A_X, B_X, C_X, D_X	V_{DD} = Max., V_{IN} = 1.8V	–10		+10	µA
IIL	Input LOW Current, A_X, B_X, C_X ,D_X	V_{DD} = Max., V_{IN} = 0V	–10		+10	

Note:

1. Typical values are at VDD = 3.3V, TA = 25°C ambient and maximum loading.

Switching Characteristics

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
t_{PZH}, t_{PZL}	Line Enable Time - SEL to A_N, B_N, C_N, D_N		0.5		45	ns
t_{PHZ}, t_{PLZ}	Line Disable Time - SEL to A_N, B_N, C_N, D_N		0.5		25	
t_{b-b}	Bit-to-bit skew within the same differential pair				10	ps
t_{ch-ch}	Channel-to-channel skew				20	

Dynamic Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Typ.(1)	Max.	Units
DDIL	Differential Insertion Loss (V_{IN} = -10dBm, DC = 0V)	f=1.2GHz		-0.8	-1.0	dB
		f=2.5GHz		-1.0	-1.2	
		f=4.0GHz		-1.3	-1.5	
		f=5.0GHz		-1.8	-2.0	
		f=7.5GHz		-4.5	-5.0	
$DDIL_{OFF}$	Differential Off Isolation	f= 4.0GHz		-19		dB
DDRL	Differential Return Loss	f= 0 to 2.8GHz		-26		dB
		f= 2.8 to 5.0GHz		-14		
		f= 5.0 to 8.0GHz		-7.5		
DDNEXT	Near End Crosstalk	f= 0 to 2.8GHz		-26		dB
		f= 2.8 to 5.0GHz		-20		
		f= 5.0 to 8.0GHz		-16		
V_{IF}	Max Signal Frequency Range	Insertion loss 1.5dB, V_{IN}=0.623Vpp, DC=0V		4.0		GHz
		Insertion loss 1.5dB, V_{IN}=0.623Vpp, DC=0.9V		4.0		
		Insertion loss 3dB, V_{IN}=0.623Vpp, DC=0V		8.0		
		Insertion loss 3dB, V_{IN}=0.623Vpp, DC=0.9V		8.0		
BW	-3dB Bandwidth			6.5		GHz

Notes:

1. Guaranteed by design. Typical values are at V_{DD} = 3.3V , T_A = 25°C ambient and maximum loading.



Differential Insertion Loss



Differential Return Loss



Differential Off Isolation



Differential Crosstalk



8.0 Gbps RX signal eye without PI3PCIE3442



8.0 Gbps RX signal eye with PI3PCIE3442



Differential Insertion Loss and Return Test Circuit



Differential Off Isolation Test Circuit



Differential Near End Xtalk Test Circuit

Test Circuit for Electrical Characteristics(1-5)



Notes:

1. C_L = Load capacitance: includes jig and probe capacitance.
2. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator
3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control. output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
4. All input impulses are supplied by generators having the following characteristics: PRR ≤ MHz, Z_O = 50Ω, t_R ≤ 2.5ns, t_F ≤ 2.5ns.
5. The outputs are measured one at a time with one transition per measurement.

Switch Positions

Test	Switch
t_{PLZ}, t_{PZL}	3.0V
t_{PHZ}, t_{PZH}	GND
Prop Delay	Open

Switching Waveforms



Voltage Waveforms Enable and Disable Times

Packaging Information: 42-Contact TQFN (3.5x9mm)



TOP VIEW



BOTTOM VIEW





RECOMMENDED LAND PATTERN (TOP VIEW)

Notes:
1. All dimensions are in millimeters. Angles in degrees.
2. Coplanarity applies to the exposed pad as well as the terminals.
3. Refer JEDEC MO-220.
4. Recommended land pattern is for reference only.
5. Thermal pad soldering area

PERICOM Enabling Serial Connectivity	DATE: 11/14/12
DESCRIPTION: 42-contact Thin Fine Pitch Quad Flat No-Lead (TQFN)	
PACKAGE CODE: ZH42	
DOCUMENT CONTROL #: PD-2035	REVISION:D

12-0529

Packaging Information: 40-Contact TQFN (3x6mm)



NOTE :
1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
2. COPLANARITY APPLIES TO THE EXPOSED THERMAL PAD AS WELL AS THE TERMINALS
3. REFER JEDEC MO-220
4. RECOMMENDED LAND PATTERN IS FOR REFERENCE ONLY
5. THERMAL PAD SOLDERING AREA (MESH STENCIL DESIGN IS RECOMMENDED)

PERICOM Enabling Serial Connectivity

DATE: 07/20/15

DESCRIPTION: 40-PIn, TQFN 3X6mm

PACKAGE CODE: ZL (ZL40)

DOCUMENT CONTROL #: PD-2165 REVISION: B

Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information

Ordering Code	Package Code	Package Description
PI3PCIE3442ZHE	ZH	42-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)
PI3PCIE3442ZHEX	ZH	42-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN), Tape & Reel
PI3PCIE3442ZLE	ZL	40-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)
PI3PCIE3442ZLEX	ZL	40-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN), Tape & Reel

Notes:

- **Thermal characteristics can be found on the company web site at www.pericom.com/packaging/**
- **"E" denotes Pb-free and Green**
- **Adding an "X" at the end of the ordering code denotes tape and reel packaging**